If you’re looking to work at a lower level with AMD hardware, this page contains links to some of our publicly available PDFs.
Micro engine scheduler (MES) firmware is responsible for the scheduling of the graphics and compute work on the AMD RDNA™ 3 GPUs.
This document provides an overview of the AMD RDNA 3 scheduling architecture by describing the key scheduler firmware (MES) and hardware (Queue Manager) components that participate in the scheduling.
This document is intended to introduce the reader to the overall scheduling architecture and is not meant to serve as a programming guide.
Understanding the instruction-level capabilities of any processor is a worthwhile endeavour for any developer writing code for it, even if the instructions that get executed are almost always hidden behind a higher-level language and compiler. If you’re working at that level as most are, the extra understanding you get from knowing exactly how the machine executes will hopefully help you write better code for it.
We’ve been releasing the Instruction Set Architecture (ISA) manuals for our GPUs for a long time now, and they reach all the way back to the venerable Radeon R600 (a GPU which helped usher in the DirectX®10 era back in 2006!)
The main purposes of an ISA are to:
These ISAs are intended for programmers writing application and system software, including operating systems, compilers, loaders, linkers, device drivers, and system utilities. It assumes that programmers are writing compute-intensive parallel applications (streaming applications) and assumes an understanding of requisite programming practices.